数据搜索系统,热门电子元器件搜索 |
|
74LVC1G74 数据表(PDF) 3 Page - NXP Semiconductors |
|
74LVC1G74 数据表(HTML) 3 Page - NXP Semiconductors |
3 / 19 page 2005 Feb 01 3 Philips Semiconductors Product specification Single D-type flip-flop with set and reset; positive edge trigger 74LVC1G74 FUNCTION TABLES Table 1 Asynchronous operation. See note 1. Table 2 Synchronous operation. See note 1. Note to Tables 1 and 2 1. H = HIGH voltage level; L = LOW voltage level; X = don’t care; ↑ = LOW-to-HIGH CP transition; Qn+1 = state after the next LOW-to-HIGH CP transition. ORDERING INFORMATION PINNING INPUT OUTPUT SD RD CP D Q Q LH X X HL HL X X LH LL X X H H INPUT OUTPUT SD RD CP D Qn+1 Qn+1 HH ↑ LL H HH ↑ HH L TYPE NUMBER PACKAGE TEMPERATURE RANGE PINS PACKAGE MATERIAL CODE MARKING 74LVC1G74DP −40 °C to +125 °C 8 TSSOP8 plastic SOT505-2 V74 74LVC1G74DC −40 °C to +125 °C 8 VSSOP8 plastic SOT765-1 V74 74LVC1G74GT −40 °C to +125 °C 8 XSON8 plastic SOT833-1 V74 SYMBOL PIN DESCRIPTION CP 1 clock input (LOW-to-HIGH, edge-triggered) D 2 data input Q 3 complement flip-flop output GND 4 ground (0 V) Q 5 true flip-flop output RD 6 asynchronous reset-direct input (active LOW) SD 7 asynchronous set-direct input (active LOW) VCC 8 supply voltage |
类似零件编号 - 74LVC1G74 |
|
类似说明 - 74LVC1G74 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |