数据搜索系统,热门电子元器件搜索 |
|
STP16CL596XTTR 数据表(PDF) 7 Page - STMicroelectronics |
|
STP16CL596XTTR 数据表(HTML) 7 Page - STMicroelectronics |
7 / 18 page STP16CL596 7/18 Table 9: Truth Table Note 1: OUT0 to OUT15 = ON when Dn = H; OUT0 to OUT15 = OFF when Dn = L. Figure 7: Timing Diagram Note: The latches circuit holds data when the LE terminal is Low. When LE terminal is at High level, latch circuit doesn’t hold the data it passes from the input to the output. When OE terminal is at Low level, output terminals OUT0 to OUT15 respond to the data, either ON or OFF. When OE terminal is at High level, it switches off all the data on the output terminal. CLOCK /LE /OE SERIAL-IN OUT0 .................. OUT7 .................. OUT15 SDO H L Dn Dn ..... Dn - 7 ..... Dn -15 Dn - 15 L L Dn + 1 No Change Dn - 14 H L Dn + 2 Dn - 2 ..... Dn - 5 ..... Dn -13 Dn - 13 X L Dn + 3 Dn - 2 ..... Dn - 5 ..... Dn -13 Dn - 13 XL Dn + 3 OFF Dn - 13 |
类似零件编号 - STP16CL596XTTR |
|
类似说明 - STP16CL596XTTR |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |