数据搜索系统,热门电子元器件搜索 |
|
AD5556 数据表(PDF) 6 Page - Analog Devices |
|
AD5556 数据表(HTML) 6 Page - Analog Devices |
6 / 32 page AD5429/AD5439/AD5449 Rev. 0 | Page 6 of 32 t1 t2 t3 t7 t8 t4 t5 t6 t9 t10 t11 DB15 DB0 SCLK DIN LDAC1 LDAC2 SYNC NOTES 1ASYNCHRONOUS LDAC UPDATE MODE 2SYNCHRONOUS LDAC UPDATE MODE ALTERNATIVELY, DATA CAN BE CLOCKED INTO INPUT SHIFT REGISTER ON RISING EDGE OF SCLK AS DETERMINED BY CONTROL BITS. TIMING AS ABOVE, WITH SCLK INVERTED. Figure 2. Standalone Mode Timing Diagram t8 t7 t12 t1 t3 t2 t4 t5 t6 DB15 (N) DB15 (N+1) DB0 (N) DB0 (N+1) DB15 (N) DB0 (N) SCLK SYNC SDIN SDO ALTERNATIVELY, DATA CAN BE CLOCKED INTO INPUT SHIFT REGISTER ON RISING EDGE OF SCLK AS DETERMINED BY CONTROL BITS. IN THIS CASE, DATA WOULD BE CLOCKED OUT OF SDO ON FALLING EDGE OF SCLK. TIMING AS ABOVE, WITH SCLK INVERTED. Figure 3. Daisy-Chain and Readback Modes Timing Diagram 200 µAI OL 200 µAI OH TO OUTPUT PIN CL 50pF VOH (MIN) + VOL (MAX) 2 Figure 4. Load Circuit for SDO Timing Specifications |
类似零件编号 - AD5556 |
|
类似说明 - AD5556 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |