FM25L16-DG datasheet(6/14 Pages) ETC

部件名	FM25L16-DG

功能描述	16Kb FRAM Serial 3V Memory

Download	14 Pages

Scroll/Zoom	100%

制造商	ETC [List of Unclassifed Manufacturers]

网页

标志

6 / 14 page

FM25L16

Rev. 2.0

Mar. 2005

Page 6 of 14

RDSR - Read Status Register

The RDSR command allows the bus master to verify

the contents of the Status register. Reading Status

provides information about the current state of the

write protection features. Following the RDSR op-

code, the FM25L16 will return one byte with the

contents of the Status register. The Status register is

described in detail in a later section.

WRSR – Write Status Register

The WRSR command allows the user to select

certain write protection features by writing a byte to

the Status register. Prior to issuing a WRSR

command, the /WP pin must be high or inactive.

Note that on the FM25L16, /WP only prevents

writing to the Status register, not the memory array.

Prior to sending the WRSR command, the user must

send a WREN command to enable writes. Note that

executing a WRSR command is a write operation

and therefore clears the Write Enable Latch. The bus

configuration of RDSR and WRSR are shown

below.

Figure 7. RDSR Bus Configuration

Figure 8. WRSR Bus Configuration

Status Register & Write Protection

The write protection features of the FM25L16 are

multi-tiered. First, a WREN op-code must be issued

prior to any write operation. Assuming that writes are

enabled using WREN,

writes to

memory are

controlled by the Status register. As described above,

writes to the status register are performed using the

WRSR command and subject to the /WP pin. The

Status register is organized as follows.

Table 2. Status Register

Bit

7

6

5

4

3

2

1

0

Name

WPEN

0

BP1

BP0

WEL

0

Bits 0 and 4-6 are fixed at 0 and cannot be modified.

Note that bit 0 (Ready in EEPROMs) is unnecessary

as the FRAM writes in real-time and is never busy.

The WPEN, BP1 and BP0 control write protection

features. They are nonvolatile (shaded yellow). The

WEL flag indicates the state of the Write Enable

Latch. Attempting to directly write the WEL bit in

the status register has no effect on its state. This bit

is internally set and cleared via the WREN and

WRDI commands, respectively.

BP1 and BP0 are memory block write protection

bits. They specify portions of memory that are write

protected as shown in the following table.

Table 3. Block Memory Write Protection

BP1

BP0

Protected Address Range

0

None

0

1

600h to 7FFh (upper ¼)

1

0

400h to 7FFh (upper ½)

1

000h to 7FFh (all)

类似零件编号 - FM25L16-DG

制造商	部件名	数据表	功能描述
Ramtron International C...	FM25L16-DG	146Kb / 14P	16Kb FRAM Serial 3V Memory

More results

类似说明 - FM25L16-DG

制造商	部件名	数据表	功能描述
List of Unclassifed Man...	FM24CL16	90Kb / 13P	16Kb FRAM Serial 3V Memory
Ramtron International C...	FM25L16	146Kb / 14P	16Kb FRAM Serial 3V Memory
List of Unclassifed Man...	FM25160	638Kb / 14P	16Kb FRAM Serial Memory
	FM24C16A	93Kb / 13P	16Kb FRAM Serial Memory
	FM25C160	154Kb / 14P	16Kb FRAM Serial Memory
Ramtron International C...	FM24C16A	93Kb / 12P	16Kb FRAM Serial Memory
	FM25C160	149Kb / 13P	16Kb FRAM Serial Memory
	FM24CL16	107Kb / 13P	16Kb FRAM Se rial 3V Memory
	FM25L512	163Kb / 13P	512Kb FRAM Serial 3V Memory
	FM25CL64	131Kb / 13P	64Kb FRAM Serial 3V Memory