数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LFX1200B-4F900C 数据表(PDF) 10 Page - Lattice Semiconductor

部件名 LFX1200B-4F900C
功能描述  The ispXPGA architecture
Download  89 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  LATTICE [Lattice Semiconductor]
网页  http://www.latticesemi.com
标志 LATTICE - Lattice Semiconductor

LFX1200B-4F900C 数据表(HTML) 10 Page - Lattice Semiconductor

Back Button LFX1200B-4F900C Datasheet HTML 6Page - Lattice Semiconductor LFX1200B-4F900C Datasheet HTML 7Page - Lattice Semiconductor LFX1200B-4F900C Datasheet HTML 8Page - Lattice Semiconductor LFX1200B-4F900C Datasheet HTML 9Page - Lattice Semiconductor LFX1200B-4F900C Datasheet HTML 10Page - Lattice Semiconductor LFX1200B-4F900C Datasheet HTML 11Page - Lattice Semiconductor LFX1200B-4F900C Datasheet HTML 12Page - Lattice Semiconductor LFX1200B-4F900C Datasheet HTML 13Page - Lattice Semiconductor LFX1200B-4F900C Datasheet HTML 14Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 89 page
background image
Lattice Semiconductor
ispXPGA Family Data Sheet
10
Figure 10. ispXPGA PIC
Programmable Input/Output
The PIO is the building block of a PIC. The PIO has a total of 11 inputs and five outputs. Nine of the 11 inputs are
generated from routing. The inputs from routing are the PIO Input (IN), Feed-Thru (FT), Clock (CLK), Input Clock
Enable (ICE), Input Set/Reset (ISR), Output Clock Enable (OCEN), Output Set/Reset (OSR), PIO Output Enable
(OEN), and PIO Input Enable (IEN). The remaining inputs are the sysIO input buffer signal and the Global Set/
Reset signal. Three of the five outputs (OUT0, OUT1, and OE) feed routing. The last two outputs feed the sysIO
buffer directly as the output and output enable of the sysIO output buffer.
PIOs associated with sysHSI blocks contain two additional inputs and outputs to support the sysHSI block. The two
inputs come from the sysHSI block associated with the PIO, and the two outputs feed the sysHSI block. One of the
inputs routes directly through the PIO to routing, while the other is multiplexed with the Feed-Thru, register bypass,
and Q output of the register to form the OUT1 output of the PIO. The outputs to the sysHSI block are the same sig-
nals as the outputs which feed the sysIO buffers (sysIO Output and sysIO Output Enable).
Each PIO has an input register, an output register, and an output enable register as shown in Figure 11. The input
register path of the PIO has a ‘delay’ option, which slows the data-flow. A two-input OR function of the Global Set/
Reset (GSR) and Set/Reset (ISR or OSR) signals creates the set/reset term for the respective registers. Each PIO
has two pairs of set/reset and clock enable signals. One is exclusive to the input register, whereas the other is com-
mon for both the output and output enable registers. The clock (CLK) is common to all registers in a PIO, and the
polarity of the clock is controllable. The input, output, and the output enable registers can be configured as a latch
or D-type flip-flop. Each PIO is capable of generating an output enable signal, which in turn becomes a PIC output.
PIC
PIO0
PIO1
OE1 OE0
sysIO
9
2
2
To routing
Only for PICs
associated with
sysHSI blocks
Only for PICs
associated with
sysHSI blocks
To routing
To routing
To routing
From routing
From routing
GSR
sysIO
From sysHSI block
To sysHSI block
2
2
9
From sysHSI block
To sysHSI block
2
2


类似零件编号 - LFX1200B-4F900C

制造商部件名数据表功能描述
logo
Lattice Semiconductor
LFX1200B-4F900C LATTICE-LFX1200B-4F900C Datasheet
535Kb / 115P
   ispXPGA Family
More results

类似说明 - LFX1200B-4F900C

制造商部件名数据表功能描述
logo
Lattice Semiconductor
ISPXPGA LATTICE-ISPXPGA Datasheet
535Kb / 115P
   ispXPGA Family
logo
Renesas Technology Corp
RA4M3 RENESAS-RA4M3 Datasheet
1Mb / 92P
   Armv8-M architecture with the main extension
RA6M4 RENESAS-RA6M4 Datasheet
1Mb / 109P
   Armv8-M architecture with the main extension
logo
Hitachi Semiconductor
HD404202 HITACHI-HD404202 Datasheet
3Mb / 67P
   CMOS 4-bit Single-Chip Microcomputers with the same architecture as the HMCS400 Series
logo
Freescale Semiconductor...
MPC5604B FREESCALE-MPC5604B_10 Datasheet
1Mb / 106P
   32-bit MCU family built on the Power Architecture for automotive
logo
ATMEL Corporation
ATF22V10B ATMEL-ATF22V10B_14 Datasheet
628Kb / 16P
   Industry Standard Architecture
ATF22V10CQ ATMEL-ATF22V10CQ_14 Datasheet
1Mb / 22P
   Industry-standard Architecture
ATF22V10CQZ ATMEL-ATF22V10CQZ_14 Datasheet
1Mb / 19P
   Industry-standard Architecture
ATTINY15L ATMEL-ATTINY15L_14 Datasheet
1Mb / 85P
   Advanced RISC Architecture
logo
List of Unclassifed Man...
FAS209 ETC1-FAS209 Datasheet
37Kb / 8P
   Fast Architecture SCSI
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com