数据搜索系统,热门电子元器件搜索 |
|
MC100EP40DTR2 数据表(PDF) 5 Page - ON Semiconductor |
|
MC100EP40DTR2 数据表(HTML) 5 Page - ON Semiconductor |
5 / 8 page MC100EP40 http://onsemi.com 5 AC CHARACTERISTICS VCC = 0 V; VEE = −3.0 V to −5.5 V or VCC = 3.0 V to 5.5 V; VEE = 0 V (Note 14) −40 °C 25 °C 85 °C Symbol Characteristic Min Typ Max Min Typ Max Min Typ Max Unit fmax Maximum Frequency (See Figure 3. Fmax/JITTER) > 2 > 2 > 2 GHz tPLH, tPHL Propagation Delay to FB to D/U Output Differential R to D/U 400 525 700 410 550 750 450 575 775 ps tJITTER Random Clock Jitter (See Figure 3. Fmax/JITTER) 0.2 < 1 0.2 < 1 0.2 < 1 ps VPP Input Voltage Swing (Differential) 150 800 1200 150 800 1200 150 800 1200 mV tr tf Output Rise/Fall Times Q, Q (20% − 80%) 60 85 130 60 110 150 80 120 160 ps 14. Measured using a 750 mV source, 50% duty cycle clock source. All loading with 50 W to VCC−2.0 V. Figure 3. Fmax/Jitter @ 255C FREQUENCY (GHz) 1 2 3 4 5 6 7 8 (JITTER) 9 3.3 V 10 550 500 450 400 350 300 250 1.0 1.5 2.0 2.5 0 5 V V TT = V CC − 2.0 V Figure 4. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020 − Termination of ECL Logic Devices.) W Driver Device Receiver Device QD 50 W 50 V TT Q D |
类似零件编号 - MC100EP40DTR2 |
|
类似说明 - MC100EP40DTR2 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |